## **Laboratory 3**


(Due date: **002/003**: February 11<sup>th</sup>, **004**: February 12<sup>th</sup>, **005**: February 13<sup>th</sup>)

## **OBJECTIVES**

- ✓ Use the Structural Description on VHDL.
- ✓ Test arithmetic circuits on an FPGA.

## VHDL CODING

✓ Refer to the <u>Tutorial</u>: <u>VHDL for FPGAs</u> for a list of examples.



- ✓ NEXYS A7-50T: Create a new Vivado Project. Select the XC7A50T-1CSG324 Artix-7 FPGA device.
- ✓ Write the VHDL code for this optimal multiplier of two unsigned numbers of 4 bits. Use the **Structural Description**: Create a separate file for the Full Adder and the top file (Optimal Multiplier).
- ✓ Write the VHDL testbench to test the circuit for all possible cases (256 cases). Use 'for loop'.
- ✓ Perform <u>Functional Simulation</u> and <u>Timing Simulation</u> of your design. **Demonstrate this to your TA**.
- ✓ I/O Assignment: Create the XDC file. Nexys A7-50T: Use SWO to SW7 for the inputs, and LED7 to LED0 for the output.
- ✓ Generate and download the bitstream on the FPGA and test. Demonstrate this to your TA.
- Submit (<u>as a .zip file</u>) the five generated files: VHDL code (2 files), VHDL testbench, and XDC file to Moodle (an assignment will be created). DO NOT submit the whole Vivado Project.

TA signature:	Date: