

Laboratory 3

(Due date: **002/003**: February 11th, **004**: February 12th, **005**: February 13th)

OBJECTIVES


- ✓ Use the Structural Description on VHDL.
- ✓ Test arithmetic circuits on an FPGA.

VHDL CODING

- ✓ Refer to the [Tutorial: VHDL for FPGAs](#) for a list of examples.

FIRST ACTIVITY (100/100)

- **PROBLEM:** An alternative implementation of the multiplication operation is depicted in the figure for 4-bit unsigned numbers A and B. This optimal implementation reduces the combinational delay between input and output.



- ✓ **NEXYS A7-50T:** Create a new Vivado Project. Select the **XC7A50T-1CSG324 Artix-7 FPGA** device.
 - ✓ Write the VHDL code for this optimal multiplier of two unsigned numbers of 4 bits. Use the **Structural Description**: Create a separate file for the Full Adder and the top file (Optimal Multiplier).
 - ✓ Write the VHDL testbench to test the circuit for all possible cases (256 cases). Use 'for loop'.
 - ✓ Perform **Functional Simulation** and **Timing Simulation** of your design. **Demonstrate this to your TA.**
 - ✓ I/O Assignment: Create the XDC file. Nexys A7-50T: Use SW_0 to SW_7 for the inputs, and LED_7 to LED_0 for the output.
 - ✓ Generate and download the bitstream on the FPGA and test. **Demonstrate this to your TA.**
- Submit (as a .zip file) the five generated files: VHDL code (2 files), VHDL testbench, and XDC file to Moodle (an assignment will be created). DO NOT submit the whole Vivado Project.

TA signature: _____

Date: _____